Using procedural statements (case), write a verilog code to implement 4:10 Decoder and verify it with timing diagram in Quartus. Make sure that for inputs higher than decimal 9, all output bits remain 0.
(give me the code and screenshot of the timing diagram and also Brief explanation of how your timing diagram manifests desired result.)