injoker11 injoker11 11-10-2022 Computers and Technology contestada for a 32 bit address tag is of 14 bits index is of 12 bits offset of 6 bits What is the ratio between total bits required for such a cache implementation over the data storage bits? Assume each block contains 1 valid bit
